Sciweavers

354 search results - page 43 / 71
» Sorting networks on FPGAs
Sort
View
NOCS
2007
IEEE
14 years 5 months ago
NoC-Based FPGA: Architecture and Routing
We present a novel network-on-chip-based architecture for future programmable chips (FPGAs). A key challenge for FPGA design is supporting numerous highly variable design instance...
Roman Gindin, Israel Cidon, Idit Keidar
ISCAS
2005
IEEE
154views Hardware» more  ISCAS 2005»
14 years 4 months ago
HIBI-based multiprocessor SoC on FPGA
Abstract — FPGAs offer excellent platform for System-onChips consisting of Intellectual Property (IP) blocks. The problem is that IP blocks and their interconnections are often F...
Erno Salminen, Ari Kulmala, Timo D. Hämä...
EUROPAR
2010
Springer
13 years 11 months ago
Optimized On-Chip-Pipelined Mergesort on the Cell/B.E
Abstract. Limited bandwidth to off-chip main memory is a performance bottleneck in chip multiprocessors for streaming computations, such as Cell/B.E., and this will become even mor...
Rikard Hultén, Christoph W. Kessler, Jö...
IVS
2007
100views more  IVS 2007»
13 years 11 months ago
NetLens: iterative exploration of content-actor network data
Networks have remained a challenge for information retrieval and visualization because of the rich set of tasks that users want to accomplish. This paper n abstract Content-Actor ...
Hyunmo Kang, Catherine Plaisant, Bongshin Lee, Ben...
JITECH
2010
117views more  JITECH 2010»
13 years 9 months ago
Understanding information disclosure behaviour in Australian Facebook users
The advent of social networking websites presents further opportunities for criminals to obtain information for use in identity theft, cyber-stalking, and worse activities. This p...
William Newk-Fon Hey Tow, Peter Dell, John Venable