Sciweavers

354 search results - page 52 / 71
» Sorting networks on FPGAs
Sort
View
ICISC
1998
132views Cryptology» more  ICISC 1998»
13 years 11 months ago
The flood-gate principle - a hybrid approach to a high security solution
The classical role of a firewall consists in protecting a computer network against attacks from the outside world, especially the Internet. Firewalls are often expensive, hard to c...
Ernst Georg Haffner, Thomas Engel, Christoph Meine...
HEURISTICS
2000
127views more  HEURISTICS 2000»
13 years 9 months ago
Fast, Efficient Equipment Placement Heuristics for Broadband Switched or Internet Router Networks
Planning and designing the next generation of IP router or switched broadband networks seems a daunting challenge considering the many complex, interacting factors affecting the p...
Joel W. Gannett
FCCM
2008
IEEE
133views VLSI» more  FCCM 2008»
14 years 4 months ago
Autonomous System on a Chip Adaptation through Partial Runtime Reconfiguration
This paper presents a proto-type autonomous signal processing system on a chip. The system is architected such that high performance digital signal processing occurs in the FPGAâ€...
Matthew French, Erik Anderson, Dong-In Kang
FPGA
2007
ACM
185views FPGA» more  FPGA 2007»
14 years 4 months ago
Power-aware FPGA logic synthesis using binary decision diagrams
Power consumption in field programmable gate arrays (FPGAs) has become an important issue as the FPGA market has grown to include mobile platforms. In this work we present a power...
Kevin Oo Tinmaung, David Howland, Russell Tessier
DFT
2006
IEEE
143views VLSI» more  DFT 2006»
14 years 3 months ago
Defect Tolerant and Energy Economized DSP Plane of a 3-D Heterogeneous SoC
This paper1 discusses a defect tolerant and energy economized computing array for the DSP plane of a 3-D Heterogeneous System on a Chip. We present the J-platform, which employs c...
Vijay K. Jain, Glenn H. Chapman