Sciweavers

2020 search results - page 233 / 404
» Speeding up Slicing
Sort
View
DASFAA
2007
IEEE
178views Database» more  DASFAA 2007»
14 years 4 months ago
ClusterSheddy : Load Shedding Using Moving Clusters over Spatio-temporal Data Streams
Abstract. Moving object environments are characterized by large numbers of objects continuously sending location updates. At times, data arrival rates may spike up, causing the loa...
Rimma V. Nehme, Elke A. Rundensteiner
DATE
2007
IEEE
99views Hardware» more  DATE 2007»
14 years 4 months ago
Instruction trace compression for rapid instruction cache simulation
Modern Application Specific Instruction Set Processors (ASIPs) have customizable caches, where the size, associativity and line size can all be customized to suit a particular ap...
Andhi Janapsatya, Aleksandar Ignjatovic, Sri Param...
DATE
2007
IEEE
160views Hardware» more  DATE 2007»
14 years 4 months ago
FPGA-based networking systems for high data-rate and reliable in-vehicle communications
The amount of electronic systems introduced in vehicles is continuously increasing: X-by-wire, complex electronic control systems and above all future applications such as automot...
Sergio Saponara, Esa Petri, Marco Tonarelli, Iacop...
DATE
2007
IEEE
155views Hardware» more  DATE 2007»
14 years 4 months ago
A novel technique to use scratch-pad memory for stack management
Extensive work has been done for optimal management of scratch-pad memory (SPM) all assuming that the SPM is assigned a fixed address space. The main target objects to be placed o...
Soyoung Park, Hae-woo Park, Soonhoi Ha
DSN
2007
IEEE
14 years 4 months ago
Superscalar Processor Performance Enhancement through Reliable Dynamic Clock Frequency Tuning
Synchronous circuits are typically clocked considering worst case timing paths so that timing errors are avoided under all circumstances. In the case of a pipelined processor, thi...
Viswanathan Subramanian, Mikel Bezdek, Naga Durga ...