2020 search results - page 43 / 404 » Speeding up Slicing |
142
click to vote
TRIDENTCOM
2005
IEEE
15 years 11 months ago
2005
IEEE
Today’s Internet backbone networking devices need to be tested under realistic traffic conditions at transmission rates of OC-48 and above. While commercially available synthet...
157
Voted
ERSA
2003
15 years 7 months ago
2003
The availability of SiGe HBT devices has opened a door for Gigahertz FPGAs. However, the large device power consumption limits its scale. In order to solve this problem, a Multipl...
152
Voted
ISCAS
2007
IEEE
15 years 12 months ago
2007
IEEE
—In this paper, we propose a high speed adder which is adopted for our reconfigurable architecture called FleXilicon. To support sub-word parallelism, the FleXilicon architecture...
149
Voted
HIPEAC
2005
Springer
15 years 11 months ago
2005
Springer
Abstract. While cycle-accurate simulation tools have been widely used in modeling high-performance processors, such an approach can be hindered by the increasing complexity of the ...
144
click to vote
ICCV
2009
IEEE
16 years 10 months ago
2009
IEEE
Prominent feature point descriptors such as SIFT and
SURF allow reliable real-time matching but at a compu-
tational cost that limits the number of points that can be
handled on...