Sciweavers

265 search results - page 23 / 53
» Statistical sampling of microarchitecture simulation
Sort
View
SLIP
2006
ACM
14 years 3 months ago
Statistical crosstalk aggressor alignment aware interconnect delay calculation
Crosstalk aggressor alignment induces significant interconnect delay variation and needs to be taken into account in a statistical timer. In this paper, we approximate crosstalk ...
Andrew B. Kahng, Bao Liu, Xu Xu
DATE
2006
IEEE
129views Hardware» more  DATE 2006»
14 years 3 months ago
Non-gaussian statistical interconnect timing analysis
This paper focuses on statistical interconnect timing analysis in a parameterized block-based statistical static timing analysis tool. In particular, a new framework for performin...
Soroush Abbaspour, Hanif Fatemi, Massoud Pedram
JMLR
2010
191views more  JMLR 2010»
13 years 4 months ago
Noise-contrastive estimation: A new estimation principle for unnormalized statistical models
We present a new estimation principle for parameterized statistical models. The idea is to perform nonlinear logistic regression to discriminate between the observed data and some...
Michael Gutmann, Aapo Hyvärinen
ICASSP
2011
IEEE
13 years 1 months ago
USPACOR: Universal sparsity-controlling outlier rejection
The recent upsurge of research toward compressive sampling and parsimonious signal representations hinges on signals being sparse, either naturally, or, after projecting them on a...
Georgios B. Giannakis, Gonzalo Mateos, Shahrokh Fa...
GLVLSI
2006
IEEE
113views VLSI» more  GLVLSI 2006»
14 years 3 months ago
Statistical gate delay calculation with crosstalk alignment consideration
We study gate delay variation caused by crosstalk aggressor alignment, i.e., difference of signal arrival times in coupled neighboring interconnects. This effect is as significan...
Andrew B. Kahng, Bao Liu, Xu Xu