Sciweavers

871 search results - page 136 / 175
» Streaming Reduction Circuit
Sort
View
FPGA
2005
ACM
95views FPGA» more  FPGA 2005»
14 years 3 months ago
The Stratix II logic and routing architecture
This paper describes the Altera Stratix II™ logic and routing architecture. This architecture features a novel adaptive logic module (ALM) that is based on a 6-LUT, but can be p...
David M. Lewis, Elias Ahmed, Gregg Baeckler, Vaugh...
LCPC
2005
Springer
14 years 3 months ago
Manipulating MAXLIVE for Spill-Free Register Allocation
Abstract. Many embedded systems use single-chip microcontrollers which have no on-chip RAM. In such a system, the processor registers must hold all live data values. Nanocontroller...
Shashi Deepa Arcot, Henry G. Dietz, Sarojini Priya...
CDC
2009
IEEE
148views Control Systems» more  CDC 2009»
14 years 2 months ago
Comparison of reduced order lithium-ion battery models for control applications
— Lithium-ion batteries are the core of new plug-in hybrid-electrical vehicles (PHEV) as well as considered in many 2nd generation hybrid electric vehicles (HEV). In most cases t...
Carmelo Speltino, Domenico Di Domenico, Giovanni F...
FPGA
1999
ACM
139views FPGA» more  FPGA 1999»
14 years 2 months ago
Trading Quality for Compile Time: Ultra-Fast Placement for FPGAs
The demand for high-speed FPGA compilation tools has occurred for three reasons: first, as FPGA device capacity has grown, the computation time devoted to placement and routing h...
Yaska Sankar, Jonathan Rose
ISLPED
1995
ACM
131views Hardware» more  ISLPED 1995»
14 years 1 months ago
Guarded evaluation: pushing power management to logic synthesis/design
The need to reduce the power consumption of the next generation of digital systems is clearly recognized. At the system level, power management is a very powerful technique and de...
Vivek Tiwari, Sharad Malik, Pranav Ashar