Sciweavers

103 search results - page 5 / 21
» Streamlining Feature-Oriented Designs
Sort
View
ISCA
2011
IEEE
313views Hardware» more  ISCA 2011»
12 years 10 months ago
FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template
A growing body of work has compiled a strong case for the single-ISA heterogeneous multi-core paradigm. A single-ISA heterogeneous multi-core provides multiple, differently-design...
Niket Kumar Choudhary, Salil V. Wadhavkar, Tanmay ...
PPOPP
2005
ACM
14 years 14 days ago
Revocable locks for non-blocking programming
In this paper we present a new form of revocable lock that streamlines the construction of higher level concurrency abstractions such as atomic multi-word heap updates. The key id...
Tim Harris, Keir Fraser
GAMEON
2003
13 years 8 months ago
Prototyping a Simple Layered Artificial Intelligence Engine for Computer Games
This work presents the chosen approach for the prototyping of an Artificial Intelligence Engine designed to provide support for the implementation of AI functionalities in compute...
Börje Felipe Fernandes Karlsson
MODELS
2009
Springer
14 years 1 months ago
Domain analysis on an electronic health records system
Electronic Health Records (EHR) have been proposed as a means for managing the technical and organisational complexity that arises in modern healthcare. Different EHR systems are...
Xiaocheng Ge, Richard F. Paige, John A. McDermid
GLOBECOM
2008
IEEE
14 years 1 months ago
A Theory-Driven Distribution Algorithm for Peer-to-Peer Real Time Streaming
—Many distribution algorithms have been proposed up to now for P2P real time streaming. However, due to the lack of basic theoretical results and bounds, common sense and intuiti...
Lorenzo Bracciale, Francesca Lo Piccolo, Dario Luz...