Sciweavers

103 search results - page 5 / 21
» Subsystem Codes
Sort
View
CASES
2006
ACM
14 years 3 months ago
A dynamic code placement technique for scratchpad memory using postpass optimization
In this paper, we propose a fully automatic dynamic scratchpad memory (SPM) management technique for instructions. Our technique loads required code segments into the SPM on deman...
Bernhard Egger, Chihun Kim, Choonki Jang, Yoonsung...
ISLPED
2005
ACM
99views Hardware» more  ISLPED 2005»
14 years 3 months ago
A low-power bus design using joint repeater insertion and coding
In this paper, we propose joint repeater insertion and crosstalk avoidance coding as a low-power alternative to repeater insertion for global bus design in nanometer technologies....
Srinivasa R. Sridhara, Naresh R. Shanbhag
IPPS
2007
IEEE
14 years 4 months ago
Memory Optimizations For Fast Power-Aware Sparse Computations
— We consider memory subsystem optimizations for improving the performance of sparse scientific computation while reducing the power consumed by the CPU and memory. We first co...
Konrad Malkowski, Padma Raghavan, Mary Jane Irwin
FPGA
2009
ACM
150views FPGA» more  FPGA 2009»
14 years 4 months ago
Bus mastering PCI express in an FPGA
This paper describes a bus mastering implementation of the PCI Express protocol using a Xilinx FPGA. While the theoretical peak performance of PCI Express is quite high, attaining...
Ray Bittner
CORR
2008
Springer
140views Education» more  CORR 2008»
13 years 10 months ago
Encapsulation theory fundamentals
This paper proposes a theory of encapsulation, taking the internationally standardized definition of that term and establishing a relationship between subsets and the elements tha...
Edmund Kirwan