Sciweavers

198 search results - page 15 / 40
» Supporting Cache Coherence in Heterogeneous Multiprocessor S...
Sort
View
ICCD
2008
IEEE
159views Hardware» more  ICCD 2008»
14 years 4 months ago
Optimizing data sharing and address translation for the Cell BE Heterogeneous Chip Multiprocessor
— Heterogeneous Chip Multiprocessors (HMPs), such as the Cell Broadband Engine, offer a new design optimization opportunity by allowing designers to provide accelerators for appl...
Michael Gschwind
SC
1995
ACM
13 years 11 months ago
Lazy Release Consistency for Hardware-Coherent Multiprocessors
Release consistency is a widely accepted memory model for distributed shared memory systems. Eager release consistency represents the state of the art in release consistent protoc...
Leonidas I. Kontothanassis, Michael L. Scott, Rica...
CLUSTER
2006
IEEE
14 years 1 months ago
TGrid - Grid runtime support for hierarchically structured task-parallel programs
In this article we introduce a grid runtime system called TGrid which is designed to run hierarchically structured task-parallel programs on heterogenous environments and can also...
Sascha Hunold, Thomas Rauber, Gudula Rünger
ISCA
2005
IEEE
141views Hardware» more  ISCA 2005»
14 years 1 months ago
RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence
It has been shown that many requests miss in all remote nodes in shared memory multiprocessors. We are motivated by the observation that this behavior extends to much coarser grai...
Andreas Moshovos
ASAP
2005
IEEE
182views Hardware» more  ASAP 2005»
14 years 1 months ago
A Thread and Data-Parallel MPEG-4 Video Encoder for a System-On-Chip Multiprocessor
We studied the dynamic instruction count reduction for a single-thread, vectorized and a multi-threaded, non-vectorized, MPEG-4 video encoder. Results indicate a maximum improveme...
Tom R. Jacobs, José L. Núñez-...