Sciweavers

115 search results - page 9 / 23
» Synthesis of Asynchronous Hardware from Petri Nets
Sort
View
AC
2002
Springer
13 years 7 months ago
A Programming Approach to the Design of Asynchronous Logic Blocks
Abstract. Delay-Insensitive Sequential Processes is a structured, parallel programming language. It facilitates the clear, succinct and precise specification of the way an asynchro...
Mark B. Josephs, Dennis P. Furey
CSREAESA
2003
13 years 9 months ago
Worst Case Execution Time Analysis for Petri Net Models of Embedded Systems
We present an approach for Worst-Case Execution Time (WCET) Analysis of embedded system software, that is generated from Petri net specifications. The presented approach is part ...
Friedhelm Stappert, Carsten Rust
BMCBI
2010
126views more  BMCBI 2010»
13 years 7 months ago
Simulation of a Petri net-based Model of the Terpenoid Biosynthesis Pathway
Background: The development and simulation of dynamic models of terpenoid biosynthesis has yielded a systems perspective that provides new insights into how the structure of this ...
Aliah Hazmah Hawari, Zeti-Azura Mohamed-Hussein
ASP
2001
Springer
14 years 11 hour ago
Answer Set Programming and Bounded Model Checking
In this paper bounded model checking of asynchronous concurrent systems is introduced as a promising application area for answer set programming. This is an extension of earlier w...
Keijo Heljanko, Ilkka Niemelä
DAC
1999
ACM
14 years 8 months ago
Synthesis of Embedded Software Using Free-Choice Petri Nets
Software synthesis from a concurrent functional specification is a key problem in the design of embedded systems. A concurrent specification is well-suited for medium-grained part...
Marco Sgroi, Luciano Lavagno