Sciweavers

2635 search results - page 431 / 527
» System Area Network Mapping
Sort
View
MICRO
2009
IEEE
147views Hardware» more  MICRO 2009»
14 years 3 months ago
Complexity effective memory access scheduling for many-core accelerator architectures
Modern DRAM systems rely on memory controllers that employ out-of-order scheduling to maximize row access locality and bank-level parallelism, which in turn maximizes DRAM bandwid...
George L. Yuan, Ali Bakhoda, Tor M. Aamodt
USS
2004
13 years 10 months ago
Tor: The Second-Generation Onion Router
We present Tor, a circuit-based low-latency anonymous communication service. This second-generation Onion Routing system addresses limitations in the original design by adding per...
Roger Dingledine, Nick Mathewson, Paul F. Syverson
CODES
2006
IEEE
14 years 3 months ago
A run-time, feedback-based energy estimation model For embedded devices
We present an adaptive, feedback-based, energy estimation model for battery-powered embedded devices such as sensor network gateways and hand-held computers. Our technique maps ha...
Selim Gurun, Chandra Krintz
JFR
2006
109views more  JFR 2006»
13 years 9 months ago
Alice: An information-rich autonomous vehicle for high-speed desert navigation
This paper describes the implementation and testing of Alice, the California Institute of Technology's entry in the 2005 DARPA Grand Challenge. Alice utilizes a highly networ...
Lars B. Cremean, Tully B. Foote, Jeremy H. Gillula...
GLOBECOM
2007
IEEE
14 years 3 months ago
Virtualization of Local Computer Bus Architectures Over the Internet
We propose a companion solution to iSCSI that is more suited for virtualization of local computer bus architectures, such as PCI/PCI-X and PCI Express. We explore the architecture ...
David A. Daniel, Joseph Y. Hui