Sciweavers

10159 search results - page 37 / 2032
» System Design Validation Using Formal Models
Sort
View
EMSOFT
2008
Springer
13 years 9 months ago
Automatically transforming and relating Uppaal models of embedded systems
Relations between models are important for effective automatic validation, for comparing implementations with specifications, and for increased understanding of embedded systems d...
Timothy Bourke, Arcot Sowmya
UML
1998
Springer
14 years 4 days ago
The UML as a Formal Modeling Notation
The Uni ed Modeling Language UML is rapidly emerging as a de-facto standard for modelling OO systems. Given this role, it is imperative that the UML needs a well-de ned, fully expl...
Andy Evans, Robert B. France, Kevin Lano, Bernhard...
FUIN
2008
107views more  FUIN 2008»
13 years 8 months ago
Modelling and Simulation of Quantum Teleportation and Dense Coding Using Predicate/Transition-Nets
Reachability analysis is one of the most successful methods used in design and validation of protocols for classical communication, whereas the predicate/transition-net formalism i...
Kimmo Varpaaniemi, Leo Ojala
JIKM
2008
98views more  JIKM 2008»
13 years 8 months ago
Knowledge-Based Expert System Development and Validation with Petri Nets
Expert systems (ESs) are complex information systems that are expensive to build and difficult to validate. Numerous knowledge representation strategies such as rules, semantic net...
Madjid Tavana
FDL
2008
IEEE
13 years 9 months ago
Scenario-based Validation of Embedded Systems
This paper describes a scenario-based methodology em-level design validation based on the Abstract State Machines formal method. This scenario-based approach complements an existi...
Angelo Gargantini, Elvinia Riccobene, Patrizia Sca...