Sciweavers

284 search results - page 53 / 57
» System Level Design Space Exploration for Multiprocessor Sys...
Sort
View
FCCM
2004
IEEE
143views VLSI» more  FCCM 2004»
13 years 11 months ago
Reconfigurable Molecular Dynamics Simulator
Current high-performance applications are typically implemented on large-scale general-purpose distributed or multiprocessing systems often based on commodity microprocessors. Fie...
Navid Azizi, Ian Kuon, Aaron Egier, Ahmad Darabiha...
ISCA
2010
IEEE
214views Hardware» more  ISCA 2010»
13 years 9 months ago
Translation caching: skip, don't walk (the page table)
This paper explores the design space of MMU caches that accelerate virtual-to-physical address translation in processor architectures, such as x86-64, that use a radix tree page t...
Thomas W. Barr, Alan L. Cox, Scott Rixner
AES
2005
Springer
137views Cryptology» more  AES 2005»
13 years 7 months ago
Design of a multimedia processor based on metrics computation
Media-processing applications, such as signal processing, 2D and 3D graphics rendering, and image compression, are the dominant workloads in many embedded systems today. The real-...
Nader Ben Amor, Yannick Le Moullec, Jean-Philippe ...
ACMACE
2006
ACM
14 years 1 months ago
Internet pajama
Internet Pajama is a novel wearable system aimed at promoting physical interaction in remote communication between parent and child. This system enables parent and child to hug on...
James Keng Soon Teh, Shang Ping Lee, Adrian David ...
ICCD
2004
IEEE
126views Hardware» more  ICCD 2004»
14 years 4 months ago
Implementation of Fine-Grained Cache Monitoring for Improved SMT Scheduling
Simultaneous Multithreading (SMT) is emerging as an effective microarchitecture model to increase the utilization of resources in modern super-scalar processors. However, co-sched...
Joshua L. Kihm, Daniel A. Connors