12333 search results - page 102 / 2467 » System Level Modelling for Hardware Software Systems |
117
Voted
SOSP
2009
ACM
15 years 11 months ago
2009
ACM
Hardware devices can fail, but many drivers assume they do not. When confronted with real devices that misbehave, these assumptions can lead to driver or system failures. While ma...
126
Voted
CODES
2006
IEEE
15 years 8 months ago
2006
IEEE
Predicting timing behavior is key to efficient embedded real-time system design and verification. Especially memory accesses and co-processor calls over shared communication net...
108
Voted
CHARME
2003
Springer
15 years 7 months ago
2003
Springer
We consider the problem of bounded model checking of systems expressed in a decidable fragment of first-order logic. While model checking is not guaranteed to terminate for an ar...
113
click to vote
DATE
2008
IEEE
15 years 8 months ago
2008
IEEE
As levels of parallelism are becoming increasingly complex in multiprocessor architectures, GALS, and asynchronous circuits, methodologies and software tools are needed to verify ...
HOTOS
1999
IEEE
15 years 6 months ago
1999
IEEE
Reducing the energy consumed in the use of computing devices is becoming a major design challenge. While the problem obviously must be addressed with improved low-level technology...