Sciweavers

12333 search results - page 15 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
IEEEPACT
2003
IEEE
14 years 1 months ago
Using Software Logging to Support Multi-Version Buffering in Thread-Level Speculation
In Thread-Level Speculation (TLS), speculative tasks generate memory state that cannot simply be combined with the rest of the system because it is unsafe. One way to deal with th...
María Jesús Garzarán, Milos P...
CODES
2006
IEEE
14 years 2 months ago
Generic netlist representation for system and PE level design exploration
Designer productivity and design predictability are vital factors for successful embedded system design. Shrinking time-to-market and increasing complexity of these systems requir...
Bita Gorjiara, Mehrdad Reshadi, Pramod Chandraiah,...
DATE
2004
IEEE
120views Hardware» more  DATE 2004»
13 years 11 months ago
Evaluation of SystemC Modelling of Reconfigurable Embedded Systems
This paper evaluates the use of pin and cycle accurate SystemC models for embedded system design exploration and early software development. The target system is MicroBlaze Vanill...
Tero Rissa, Adam Donlin, Wayne Luk
ERSA
2006
124views Hardware» more  ERSA 2006»
13 years 9 months ago
RTOS-Based Hardware Software Communications and Configuration Management in the Context of a Smart Camera
This paper deals with the question of task communication and configuration dynamic management in the context of hardware and software implementations. Our approach is based on a c...
Yvan Eustache, Jean-Philippe Diguet, Milad El Khod...
ICECCS
2005
IEEE
87views Hardware» more  ICECCS 2005»
14 years 1 months ago
Modeling Diverse and Complex Interactions Enabled by Middleware as Connectors in Software Architectures
Middleware enables distributed components to interact with each others in diverse and complex manners. Such interactions should be modeled at architecture level for controlling th...
Yali Zhu