Sciweavers

12333 search results - page 35 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
93
Voted
RTSS
2007
IEEE
15 years 8 months ago
Implementing Hybrid Operating Systems with Two-Level Hardware Interrupts
In this paper, we propose to implement hybrid operating systems based on two-level hardware interrupts. To separate real-time and non-real-time hardware interrupts by hardware, we...
Miao Liu, Zili Shao, Meng Wang, Hongxing Wei, Tian...
ISLPED
1999
ACM
137views Hardware» more  ISLPED 1999»
15 years 6 months ago
Energy-efficient design of battery-powered embedded systems
—Energy-efficient design of battery-powered systems demands optimizations in both hardware and software. We present a modular approach for enhancing instruction level simulators ...
Tajana Simunic, Luca Benini, Giovanni De Micheli
LCTRTS
2010
Springer
15 years 9 months ago
Modeling structured event streams in system level performance analysis
This paper extends the methodology of analytic real-time analysis of distributed embedded systems towards merging and extracting sub-streams based on event type information. For e...
Simon Perathoner, Tobias Rein, Lothar Thiele, Kai ...
USENIX
2008
15 years 4 months ago
Bridging the Gap between Software and Hardware Techniques for I/O Virtualization
: The paravirtualized I/O driver domain model, used in Xen, provides several advantages including device driver isolation in a safe execution environment, support for guest VM tran...
Jose Renato Santos, Yoshio Turner, G. John Janakir...
LCTRTS
2007
Springer
15 years 8 months ago
Interface synthesis for heterogeneous multi-core systems from transaction level models
This paper presents a tool for automatic synthesis of RTL interfaces for heterogeneous MPSoC from transaction level models (TLMs). The tool captures the communication parameters i...
Hansu Cho, Samar Abdi, Daniel Gajski