Sciweavers

12333 search results - page 91 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
DICTA
2003
15 years 3 months ago
Real-Time Detection, Registration and Recognition Using Pixel-Level Fusion of Active/Passive Imagery
  -  A  system  has  been  developed  whereby  active  ladar  and  passive  electro-optic  imaging  data  are  aligned  in  hardware  at  the  pixel  level. ...
Alan Steinberg, Robert Pack
ISCC
2000
IEEE
122views Communications» more  ISCC 2000»
15 years 6 months ago
Hierarchical Performance Modeling for Distributed System Architectures
Performance modeling and evaluation techniques are essential when designing and implementing distributed software systems. Constructing performance models for such systems can req...
Debra L. Smarkusky, Reda A. Ammar, Imad Antonios, ...
SBACPAD
2008
IEEE
126views Hardware» more  SBACPAD 2008»
15 years 8 months ago
A Software Transactional Memory System for an Asymmetric Processor Architecture
Due to the advent of multi-core processors and the consequent need for better concurrent programming abstractions, new synchronization paradigms have emerged. A promising one, kno...
Felipe Goldstein, Alexandro Baldassin, Paulo Cento...
FPL
2000
Springer
116views Hardware» more  FPL 2000»
15 years 6 months ago
High-Level Area and Performance Estimation of Hardware Building Blocks on FPGAs
Abstract. Field-programmable gate arrays (FPGAs) have become increasingly interesting in system design and due to the rapid technological progress ever larger devices are commercia...
Rolf Enzler, Tobias Jeger, Didier Cottet, Gerhard ...
124
Voted
CODES
2005
IEEE
15 years 8 months ago
Automatic network generation for system-on-chip communication design
With growing system complexities, system-level communication design is becoming increasingly important and advanced, network-oriented communication architectures become necessary....
Dongwan Shin, Andreas Gerstlauer, Rainer Döme...