Sciweavers

119 search results - page 8 / 24
» Targeting Tiled Architectures in Design Exploration
Sort
View
MICRO
2008
IEEE
114views Hardware» more  MICRO 2008»
14 years 1 months ago
Toward a multicore architecture for real-time ray-tracing
Significant improvement to visual quality for real-time 3D graphics requires modeling of complex illumination effects like soft-shadows, reflections, and diffuse lighting intera...
Venkatraman Govindaraju, Peter Djeu, Karthikeyan S...
DATE
2003
IEEE
117views Hardware» more  DATE 2003»
14 years 25 days ago
Exploring SW Performance Using SoC Transaction-Level Modeling
This paper presents VISTA, a new methodology and tool dedicated to analyse system level performance by executing full-scale SW application code on a transaction-level model of the...
Imed Moussa, Thierry Grellier, Giang Nguyen
CDES
2006
184views Hardware» more  CDES 2006»
13 years 9 months ago
Compilation for Future Nanocomputer Architectures
Compilation has a long history of translating a programmer's human-readable code into machine instructions designed to make good use of a specific target computer. In this pa...
Thomas P. Way
IPPS
2005
IEEE
14 years 1 months ago
Experiences with Soft-Core Processor Design
Soft-core processors exploit the flexibility of Field Programmable Gate Arrays (FPGAs) to allow a system designer to customize the processor to the needs of a target application....
Franjo Plavec, Blair Fort, Zvonko G. Vranesic, Ste...
INTERSENSE
2006
ACM
14 years 1 months ago
Issues in designing a compilation framework for macroprogrammed networked sensor systems
— There is growing interest in the networked sensing community in the technique of macroprogramming, where the end-user can design a system using a high level description without...
Animesh Pathak, Viktor K. Prasanna