Sciweavers

252 search results - page 44 / 51
» Task Assignment and Scheduling under Memory Constraints
Sort
View
CASES
2004
ACM
14 years 24 days ago
Procedure placement using temporal-ordering information: dealing with code size expansion
Abstract— In a direct-mapped instruction cache, all instructions that have the same memory address modulo the cache size, share a common and unique cache slot. Instruction cache ...
Christophe Guillon, Fabrice Rastello, Thierry Bida...
ICCAD
2003
IEEE
221views Hardware» more  ICCAD 2003»
14 years 4 months ago
Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Real-time Embedded Systems
Abstract— Dynamic voltage scaling (DVS) is a powerful technique for reducing dynamic power consumption in a computing system. However, as technology feature size continues to sca...
Le Yan, Jiong Luo, Niraj K. Jha
RSP
2006
IEEE
120views Control Systems» more  RSP 2006»
14 years 1 months ago
A Case Study of Design Space Exploration for Embedded Multimedia Applications on SoCs
Embedded real-time multimedia applications usually imply data parallel processing. SIMD processors embedded in SOCs are cost-effective to exploit the underlying parallelism. Howev...
Isabelle Hurbain, Corinne Ancourt, François...
COMPSAC
1999
IEEE
13 years 11 months ago
Brooks' Law Revisited: A System Dynamics Approach
The Brooks' Law says that adding manpower to a late software project makes it later. Brooks developed the law through observation of many projects and derived the generalizat...
Pei Hsia, Chih-Tung Hsu, David Chenho Kung
PC
1998
153views Management» more  PC 1998»
13 years 7 months ago
Compilation Techniques for Out-of-Core Parallel Computations
The difficulty of handling out-of-core data limits the performance of supercomputers as well as the potential of the parallel machines. Since writing an efficient out-of-core ve...
Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanuja...