Sciweavers

3340 search results - page 38 / 668
» Teaching networking hardware
Sort
View
ISCA
2008
IEEE
125views Hardware» more  ISCA 2008»
15 years 10 months ago
Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support
Current state-of-the-art on-chip networks provide efficiency, high throughput, and low latency for one-to-one (unicast) traffic. The presence of one-to-many (multicast) or one-t...
Natalie D. Enright Jerger, Li-Shiuan Peh, Mikko H....
138
Voted
DAC
2000
ACM
15 years 7 months ago
System design of active basestations based on dynamically reconfigurable hardware
– This paper describes the system design and implementation of Active Basestations, a novel application of the run-time reconfigurable hardware technology whose applications have...
Athanassios Boulis, Mani B. Srivastava
125
Voted
ETFA
2008
IEEE
15 years 5 months ago
Hardware acceleration for verifiable, adaptive real-time communication
Distributed real-time applications implement distributed applications with timeliness requirements. Such systems require a deterministic communication medium with bounded communic...
Sebastian Fischmeister, Insup Lee, Robert Trausmut...
88
Voted
ICCAD
2007
IEEE
98views Hardware» more  ICCAD 2007»
16 years 12 days ago
Equalized interconnects for on-chip networks: modeling and optimization framework
Byungsub Kim, Vladimir Stojanovic
63
Voted
DATE
2009
IEEE
80views Hardware» more  DATE 2009»
15 years 10 months ago
Synthesis of low-overhead configurable source routing tables for network interfaces
Igor Loi, Federico Angiolini, Luca Benini