Sciweavers

684 search results - page 131 / 137
» Techniques for Accelerating a Grammar-Checker
Sort
View
CODES
2008
IEEE
14 years 5 months ago
Speculative DMA for architecturally visible storage in instruction set extensions
Instruction set extensions (ISEs) can accelerate embedded processor performance. Many algorithms for ISE generation have shown good potential; some of them have recently been expa...
Theo Kluter, Philip Brisk, Paolo Ienne, Edoardo Ch...
ICCV
2007
IEEE
14 years 5 months ago
Dense Multiscale Motion Extraction from Cardiac Cine MR Tagging using HARP Technology
We propose an operational method to extract the left ventricle (LV) systole dynamics using HARmonic Phase (HARP) images extracted from tagged cardiac MR sequences. Established tec...
Luc Florack, Hans C. van Assen, Avan Suinesiaputra
ISCA
2007
IEEE
152views Hardware» more  ISCA 2007»
14 years 5 months ago
Carbon: architectural support for fine-grained parallelism on chip multiprocessors
Chip multiprocessors (CMPs) are now commonplace, and the number of cores on a CMP is likely to grow steadily. However, in order to harness the additional compute resources of a CM...
Sanjeev Kumar, Christopher J. Hughes, Anthony D. N...
ICMCS
2006
IEEE
113views Multimedia» more  ICMCS 2006»
14 years 5 months ago
On Parallelization of a Video Mining System
As digital video data becomes more pervasive, mining information from multimedia data becomes increasingly important. Although researches in multimedia mining area have shown grea...
Wenlong Li, Eric Li, Nan Di, Carole Dulong, Tao Wa...
IPPS
2006
IEEE
14 years 4 months ago
Parallel genetic algorithm for SPICE model parameter extraction
Models of simulation program with integrated circuit emphasis (SPICE) are currently playing a central role in the connection between circuit design and chip fabrication communitie...
Yiming Li, Yen-Yu Cho