Sciweavers

684 search results - page 59 / 137
» Techniques for Accelerating a Grammar-Checker
Sort
View
VLSID
2004
IEEE
91views VLSI» more  VLSID 2004»
14 years 10 months ago
Program Slicing for ATPG-Based Property Checking
This paper presents a novel technique for abstracting designs in order to increase the efficiency of formal property checking. Bounded Model Checking (BMC), using Satisfiability (...
Vivekananda M. Vedula, Whitney J. Townsend, Jacob ...
VRCAI
2004
ACM
14 years 3 months ago
Photorealism or/and non-photorealism in augmented reality
Actual graphic hardware becomes more and more powerful. Consequently, virtual scenes can be rendered in a very good quality integrating dynamic behavior, real-time shadows, bump m...
Michael Haller
DAC
2009
ACM
14 years 2 months ago
GPU-based parallelization for fast circuit optimization
The progress of GPU (Graphics Processing Unit) technology opens a new avenue for boosting computing power. This work is an attempt to exploit GPU for accelerating VLSI circuit opt...
Yifang Liu, Jiang Hu
ISLPED
2007
ACM
117views Hardware» more  ISLPED 2007»
13 years 11 months ago
Power signal processing: a new perspective for power analysis and optimization
To address the productivity bottlenecks in power analysis and optimization of modern systems, we propose to treat power as a signal and leverage the rich set of signal processing ...
Quming Zhou, Lin Zhong, Kartik Mohanram
SI3D
2010
ACM
14 years 4 months ago
Fast capacity constrained Voronoi tessellation
Lloyd relaxation is widely employed to generate point distribution for a variety of applications in computer graphics, computer vision, and image processing. However, Lloyd relaxa...
Hongwei Li, Diego Nehab, Li-Yi Weiy, Pedro V. Sand...