Sciweavers

1016 search results - page 128 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
DAC
1995
ACM
14 years 1 months ago
Power Estimation in Sequential Circuits
Abstract A new method for power estimation in sequential circuits is presented that is based on a statistical estimation technique. By applying randomly generated input sequences t...
Farid N. Najm, Shashank Goel, Ibrahim N. Hajj
CEC
2010
IEEE
13 years 11 months ago
Elitist Artificial Bee Colony for constrained real-parameter optimization
Abstract-- A novel algorithm to solve constrained realparameter optimization problems, based on the Artificial Bee Colony algorithm is introduced in this paper. The operators used ...
Efrén Mezura-Montes, Ramiro Ernesto Velez-K...
TSE
1998
130views more  TSE 1998»
13 years 9 months ago
Automatic Support for Usability Evaluation
—The main goal of this work is to propose a method to evaluate user interfaces using task models and logs generated from a user test of an application. The method can be incorpor...
Andreas Lecerof, Fabio Paternò
EC
2011
262views ECommerce» more  EC 2011»
13 years 5 months ago
Computer-Automated Evolution of an X-Band Antenna for NASA's Space Technology 5 Mission
Whereas the current practice of designing antennas by hand is severely limited because it is both time and labor intensive and requires a significant amount of domain knowledge, ...
Gregory Hornby, Jason D. Lohn, Derek S. Linden
FPGA
2005
ACM
215views FPGA» more  FPGA 2005»
14 years 3 months ago
Design, layout and verification of an FPGA using automated tools
Creating a new FPGA is a challenging undertaking because of the significant effort that must be spent on circuit design, layout and verification. It currently takes approximately ...
Ian Kuon, Aaron Egier, Jonathan Rose