Sciweavers

1016 search results - page 158 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
IDEAS
2003
IEEE
106views Database» more  IDEAS 2003»
14 years 2 months ago
Frequent Itemsets Mining for Database Auto-Administration
With the wide development of databases in general and data warehouses in particular, it is important to reduce the tasks that a database administrator must perform manually. The a...
Kamel Aouiche, Jérôme Darmont, Le Gru...
FTCS
1998
144views more  FTCS 1998»
13 years 10 months ago
Improving Software Robustness with Dependability Cases
Programs fail mainly for two reasons: logic errors in the code, and exception failures. Exception failures can account for up to 2/3 of system crashes [6], hence are worthy of ser...
Roy A. Maxion, Robert T. Olszewski
TCAD
2002
115views more  TCAD 2002»
13 years 8 months ago
Analytical models for crosstalk excitation and propagation in VLSI circuits
We develop a general methodology to analyze crosstalk effects that are likely to cause errors in deep submicron high speed circuits. We focus on crosstalk due to capacitive coupli...
Wei-Yu Chen, Sandeep K. Gupta, Melvin A. Breuer
TCSV
2010
13 years 3 months ago
Wireless Video Quality Assessment: A Study of Subjective Scores and Objective Algorithms
Evaluating the perceptual quality of video is of tremendous importance in the design and optimization of wireless video processing and transmission systems. In an endeavor to emula...
Anush K. Moorthy, Kalpana Seshadrinathan, Rajiv So...
DDECS
2007
IEEE
201views Hardware» more  DDECS 2007»
14 years 3 months ago
Built in Defect Prognosis for Embedded Memories
: As scan compression replaces the traditional scan it is important to understand how it works with power. DFT MAX represents one of the two primary scan compression solutions used...
Prashant Dubey, Akhil Garg, Sravan Kumar Bhaskaran...