Sciweavers

1016 search results - page 159 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
CASES
2006
ACM
14 years 2 months ago
Scalable subgraph mapping for acyclic computation accelerators
Computer architects are constantly faced with the need to improve performance and increase the efficiency of computation in their designs. To this end, it is increasingly common ...
Nathan Clark, Amir Hormati, Scott A. Mahlke, Sami ...
TEI
2010
ACM
130views Hardware» more  TEI 2010»
14 years 2 months ago
Creating with cobots
In the world of interactive art, very few pieces have a permanent, physical outcome. In response to this observation, the author developed two “cobots”, or collaborative robot...
Christian D. Cerrito
IPSN
2010
Springer
14 years 3 months ago
KleeNet: discovering insidious interaction bugs in wireless sensor networks before deployment
Complex interactions and the distributed nature of wireless sensor networks make automated testing and debugging before deployment a necessity. A main challenge is to detect bugs ...
Raimondas Sasnauskas, Olaf Landsiedel, Muhammad Ha...
ISSTA
2009
ACM
14 years 3 months ago
HAMPI: a solver for string constraints
Many automatic testing, analysis, and verification techniques for programs can be effectively reduced to a constraint-generation phase followed by a constraint-solving phase. Th...
Adam Kiezun, Vijay Ganesh, Philip J. Guo, Pieter H...
ITC
2003
IEEE
148views Hardware» more  ITC 2003»
14 years 2 months ago
HyAC: A Hybrid Structural SAT Based ATPG for Crosstalk
As technology evolves into the deep sub-micron era, signal integrity problems are growing into a major challenge. An important source of signal integrity problems is the crosstalk...
Xiaoliang Bai, Sujit Dey, Angela Krstic