Sciweavers

1016 search results - page 28 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
VTS
1998
IEEE
88views Hardware» more  VTS 1998»
13 years 12 months ago
Transition Maximization Techniques for Enhancing the Two-Pattern Fault Coverage of Pseudorandom Test Pattern Generators
This paper presents simulation evidence supporting the use of bit transition maximization techniques in the design of hardware test pattern generators TPGs. Bit transition maximiz...
Bruce F. Cockburn, Albert L.-C. Kwong
ASPDAC
2007
ACM
107views Hardware» more  ASPDAC 2007»
13 years 11 months ago
A Technique to Reduce Peak Current and Average Power Dissipation in Scan Designs by Limited Capture
Abstract-- In this paper, a technique that can efficiently reduce peak and average switching activity during test application is proposed. The proposed method does not require any ...
Seongmoon Wang, Wenlong Wei
ET
1998
99views more  ET 1998»
13 years 7 months ago
A Behavior Model for Next Generation Test Systems
Defining information required by automatic test systems frequently involves a description of system behavior. To facilitate capturing the required behavior information in the cont...
Lee A. Shombert, John W. Sheppard
CHI
2005
ACM
14 years 8 months ago
Automatic generation of high coverage usability tests
Software systems are often complex in the number of features that are available through the user interface and consequently, the number of interactions that can occur. Such system...
Renée C. Bryce
ICSE
1999
IEEE-ACM
13 years 12 months ago
Using a Goal-Driven Approach to Generate Test Cases for GUIs
The widespread use of GUIs for interacting with software is leading to the construction of more and more complex GUIs. With the growing complexity comes challenges in testing the ...
Atif M. Memon, Martha E. Pollack, Mary Lou Soffa