Sciweavers

1016 search results - page 41 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
DAC
2006
ACM
14 years 8 months ago
Scheduling-based test-case generation for verification of multimedia SoCs
Multimedia SoCs are characterized by a main controller that directs the activity of several cores, each of which is in charge of a stage in the processing of a media stream. The v...
Amir Nahir, Avi Ziv, Roy Emek, Tal Keidar, Nir Ron...
CHES
1999
Springer
133views Cryptology» more  CHES 1999»
13 years 12 months ago
Random Number Generators Founded on Signal and Information Theory
The strength of a cryptographic function depends on the amount of entropy in the cryptovariables that are used as keys. Using a large key length with a strong algorithm is false co...
David Paul Maher, Robert J. Rance
FCCM
2003
IEEE
210views VLSI» more  FCCM 2003»
14 years 1 months ago
Compact FPGA-based True and Pseudo Random Number Generators
Two FPGA based implementations of random number generators intended for embedded cryptographic applications are presented. The first is a true random number generator (TRNG) whic...
Kuen Hung Tsoi, K. H. Leung, Philip Heng Wai Leong
ATS
2000
IEEE
134views Hardware» more  ATS 2000»
14 years 3 days ago
Fsimac: a fault simulator for asynchronous sequential circuits
At very high frequencies, the major potential of asynchronous circuits is absence of clock skew and, through that, better exploitation of relative timing relations. This paper pre...
Susmita Sur-Kolay, Marly Roncken, Ken S. Stevens, ...
SE
2007
13 years 9 months ago
Requirements traceability in the model-based testing process
: Automated test case and test driver generation from a precise behaviour UML model is an emerging approach for software functional validation. This innovative approach for validat...
Eddy Bernard, Bruno Legeard