Sciweavers

1016 search results - page 45 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
ICCD
2006
IEEE
116views Hardware» more  ICCD 2006»
14 years 4 months ago
RTL Scan Design for Skewed-Load At-speed Test under Power Constraints
This paper discusses an automated method to build scan chains at the register-transfer level (RTL) for powerconstrained at-speed testing. By analyzing a circuit at the RTL, where ...
Ho Fai Ko, Nicola Nicolici
ICRA
2006
IEEE
81views Robotics» more  ICRA 2006»
14 years 1 months ago
Hardware-in-the-loop Test Rig for Designing Near-earth Aerial Robotics
Today’s aerial robots are being tasked to fly in nearEarth environments such as caves, forests and buildings. The lack of flight data and performance metrics poses a gap that ...
Vefa Narli, Paul Y. Oh
ICSEA
2007
IEEE
14 years 2 months ago
A Novel Framework for Test Domain Reduction using Extended Finite State Machine
Test case generation is an expensive, tedious, and errorprone process in software testing. In this paper, test case generation is accomplished using an Extended Finite State Machi...
Nutchakorn Ngamsaowaros, Peraphon Sophatsathit
WSC
2004
13 years 9 months ago
A Scenario Generation Tool for DDF Simulation Testbeds
An interactive tool has been developed for visualizing and creating scaled battlefield based scenarios for use in a simulation testbed to develop and test distributed data fusion ...
Govindarajan Srimathveeravalli, Navneeth Subramani...
ICALT
2007
IEEE
14 years 2 months ago
An Automatic Quiz Generation System for English Text
In this study, we design and prototype an automatic quiz generation system (auto-quiz for short) for a given English text to test learner comprehension of text content and English...
Li-Chun Sung, Yi-Chien Lin, Meng Chang Chen