Sciweavers

1016 search results - page 58 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
TAICPART
2006
IEEE
134views Education» more  TAICPART 2006»
14 years 1 months ago
Integration Testing of Components Guided by Incremental State Machine Learning
The design of complex systems, e.g., telecom services, is nowadays usually based on the integration of components (COTS), loosely coupled in distributed architectures. When compon...
Keqin Li 0002, Roland Groz, Muzammil Shahbaz
ICST
2009
IEEE
13 years 5 months ago
Putting Formal Specifications under the Magnifying Glass: Model-based Testing for Validation
A software development process is conceptually an abstract form of model transformation, starting from an enduser model of requirements, through to a system model for which code c...
Emine G. Aydal, Richard F. Paige, Mark Utting, Jim...
ITC
2003
IEEE
108views Hardware» more  ITC 2003»
14 years 1 months ago
Optical and Electrical Testing of Latchup in I/O Interface Circuits
Backside light emission and electrical measurements were used to evaluate the susceptibility to latchup of externally cabled I/O pins for a 0.13 µm technology generation [1,2] te...
Franco Stellari, Peilin Song, Moyra K. McManus, Ro...
ICRA
2010
IEEE
194views Robotics» more  ICRA 2010»
13 years 6 months ago
Through the development of a biomechatronic knee prosthesis for transfemoral amputees: Mechanical design and manufacture, human
— This paper presents the development of a biomechatronic knee prosthesis for transfemoral amputees. This kind of prostheses are considered ‘intelligent’ because they are abl...
Rafael R. Torrealba, Claudia Pérez-D'Arpino...
AIIDE
2007
13 years 10 months ago
Level Annotation and Test by Autonomous Exploration: Abbreviated Version
This paper proposes the use of an autonomous exploring agent to generate and annotate the waypoint graph as an offline process during level development. The explorer incrementally...
Christian Darken