Sciweavers

1016 search results - page 67 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
ATS
2000
IEEE
149views Hardware» more  ATS 2000»
14 years 5 days ago
Charge sharing fault analysis and testing for CMOS domino logic circuits
Because domino logic design offers smaller area and faster delay than conventional CMOS design, it is very popular in the high-performance processor design. However, domino logic ...
Ching-Hwa Cheng, Wen-Ben Jone, Jinn-Shyan Wang, Sh...
CSREASAM
2006
13 years 9 months ago
Firewall Design: Understandable, Designable and Testable
Firewalls are the cornerstones of network security. To make firewalls working effectively, firewall manager must design firewall rules and the rule order correctly. In this paper, ...
Yan-ning Huang, Yong Jiang
DAC
1991
ACM
13 years 11 months ago
REX - A VLSI Parasitic Extraction Tool for Electromigration and Signal Analysis
REX is a program that extracts parasitic resistance and capacitance values for nodes in VLSI layouts. REX also performs network serial and parallel simplifications. Two types of n...
Jerry P. Hwang
ISSTA
2000
ACM
14 years 3 days ago
UML-Based integration testing
Increasing numbers of software developers are using the Unified Modeling Language (UML) and associated visual modeling tools as a basis for the design and implementation of their ...
Jean Hartmann, Claudio Imoberdorf, Michael Meising...
KBSE
2010
IEEE
13 years 6 months ago
How did you specify your test suite
Although testing is central to debugging and software certification, there is no adequate language to specify test suites over source code. Such a language should be simple and c...
Andreas Holzer, Christian Schallhart, Michael Taut...