Sciweavers

1016 search results - page 71 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
ISPD
1997
ACM
100views Hardware» more  ISPD 1997»
13 years 12 months ago
A pseudo-hierarchical methodology for high performance microprocessor design
- This paper reports on a highly effective methodology to construct complex high performance microprocessors. Critical aspects of the methodology include an integrated database for...
A. Bertolet, K. Carpenter, Keith M. Carrig, Albert...
ISCAS
1994
IEEE
138views Hardware» more  ISCAS 1994»
13 years 12 months ago
High-Throughput Data Compressor Designs Using Content Addressable Memory
This paper presents a novel VLSI architecture for high-speed data compressor designs which implement the well-known LZ77 algorithm. The architecture mainly consists of three units...
Ren-Yang Yang, Chen-Yi Lee
CL
2010
Springer
13 years 7 months ago
SystemJ: A GALS language for system level design
In this paper we present the syntax, semantics, and compilation of a new system-level programming language called SystemJ. SystemJ is a multiclock language supporting the Globally...
Avinash Malik, Zoran Salcic, Partha S. Roop, Alain...
ISLPED
1995
ACM
131views Hardware» more  ISLPED 1995»
13 years 11 months ago
Guarded evaluation: pushing power management to logic synthesis/design
The need to reduce the power consumption of the next generation of digital systems is clearly recognized. At the system level, power management is a very powerful technique and de...
Vivek Tiwari, Sharad Malik, Pranav Ashar
ICSE
2009
IEEE-ACM
14 years 2 months ago
JUnitMX - A change-aware unit testing tool
Developers use unit testing to improve the quality of software systems. Current development tools for unit testing help to automate test execution, to report results, and to gener...
Jan Wloka, Barbara G. Ryder, Frank Tip