Sciweavers

2 search results - page 1 / 1
» Testability analysis and insertion for RTL circuits based on...
Sort
View
DATE
1999
IEEE
147views Hardware» more  DATE 1999»
14 years 3 months ago
Efficient BIST Hardware Insertion with Low Test Application Time for Synthesized Data Paths
In this paper, new and efficient BIST methodology and BIST hardware insertion algorithms are presented for RTL data paths obtained from high level synthesis. The methodology is ba...
Nicola Nicolici, Bashir M. Al-Hashimi