Sciweavers

283 search results - page 17 / 57
» Testing CPU emulators
Sort
View
ITC
1991
IEEE
80views Hardware» more  ITC 1991»
15 years 6 months ago
An Intelligent Approach to Automatic Test Equipment
In diagnosing a failed system, a smart technician would choose tests to be performed based on the context of the situation. Currently, test program sets do not fault-. isolate wit...
William R. Simpson, John W. Sheppard
100
Voted
GLVLSI
2007
IEEE
189views VLSI» more  GLVLSI 2007»
15 years 8 months ago
Hardware-accelerated path-delay fault grading of functional test programs for processor-based systems
The path-delay fault simulation of functional tests on complex circuits such as current processor-based systems is a daunting task. The amount of computing power and memory needed...
Paolo Bernardi, Michelangelo Grosso, Matteo Sonza ...
GLVLSI
2009
IEEE
323views VLSI» more  GLVLSI 2009»
15 years 8 days ago
MYGEN: automata-based on-line test generator for assertion-based verification
To assist in dynamic assertion-based verification, we present a method to automatically build a test vector generator from a temporal property. Based on the duality between monito...
Yann Oddos, Katell Morin-Allory, Dominique Borrion...
VLSID
2007
IEEE
160views VLSI» more  VLSID 2007»
16 years 2 months ago
Spectral RTL Test Generation for Microprocessors
We introduce a novel method of test generation for microprocessors at the RTL using spectral methods. Test vectors are generated for RTL faults, which are the stuck-at faults on i...
Nitin Yogi, Vishwani D. Agrawal
ITC
1997
IEEE
92views Hardware» more  ITC 1997»
15 years 6 months ago
A Novel Functional Test Generation Method for Processors Using Commercial ATPG
As the sizes of general and special purpose processors increase rapidly, generating high quality manufacturing tests for them is becoming a serious problem in industry. This paper...
Raghuram S. Tupuri, Jacob A. Abraham