Sciweavers

18094 search results - page 3568 / 3619
» The Architecture of Secure Systems
Sort
View
ISQED
2006
IEEE
107views Hardware» more  ISQED 2006»
14 years 4 months ago
On Optimizing Scan Testing Power and Routing Cost in Scan Chain Design
— With advanced VLSI manufacturing technology in deep submicron (DSM) regime, we can integrate entire electronic systems on a single chip (SoC). Due to the complexity in SoC desi...
Li-Chung Hsu, Hung-Ming Chen
MICRO
2006
IEEE
135views Hardware» more  MICRO 2006»
14 years 4 months ago
Support for High-Frequency Streaming in CMPs
As the industry moves toward larger-scale chip multiprocessors, the need to parallelize applications grows. High inter-thread communication delays, exacerbated by over-stressed hi...
Ram Rangan, Neil Vachharajani, Adam Stoler, Guilhe...
RTSS
2006
IEEE
14 years 4 months ago
Tightening the Bounds on Feasible Preemption Points
Caches have become invaluable for higher-end architectures to hide, in part, the increasing gap between processor speed and memory access times. While the effect of caches on timi...
Harini Ramaprasad, Frank Mueller
VTC
2006
IEEE
203views Communications» more  VTC 2006»
14 years 3 months ago
The 3G Long-Term Evolution - Radio Interface Concepts and Performance Evaluation
Abstract—3GPP is in the process of defining the long-term evolution (LTE) for 3G radio access, sometimes referred to as Super3G, in order to maintain the future competitiveness o...
Erik Dahlman, Hannes Ekström, Anders Furuskar...
ELPUB
2006
ACM
14 years 3 months ago
A New Concept in High Resolution Internet Image Browsing
Various new imaging techniques have been used at the C2RMF, in order to digitize paintings and objects. These techniques are used for extensive and detailed non-destructive analys...
Denis Pitzalis, Ruven Pillay, Christian Lahanier
« Prev « First page 3568 / 3619 Last » Next »