Sciweavers

217 search results - page 22 / 44
» The Block-Based Trace Cache
Sort
View
RTSS
2007
IEEE
14 years 3 months ago
Toward the Predictable Integration of Real-Time COTS Based Systems
The integration phase of real-time COTS-based systems is often problematic because when multiple tasks run concurrently, the interference at the bus level between cache fetching a...
Rodolfo Pellizzoni, Marco Caccamo
ISCA
2003
IEEE
96views Hardware» more  ISCA 2003»
14 years 2 months ago
Parallelism in the Front-End
As processor back-ends get more aggressive, front-ends will have to scale as well. Although the back-ends of superscalar processors have continued to become more parallel, the fro...
Paramjit S. Oberoi, Gurindar S. Sohi
SKG
2006
IEEE
14 years 3 months ago
IAC: Interest-Aware Caching for Unstructured P2P
The simplicity and robustness of unstructured P2P system make it a preferable architecture for constructing real large scale file sharing system. Most of the existing paradigms re...
Xucheng Luo, Zhiguang Qin, Ji Geng, Jiaqing Luo
ICOIN
2005
Springer
14 years 2 months ago
The Content-Aware Caching for Cooperative Transcoding Proxies
The Web is rapidly increasing its reach beyond the desktop to various devices and the transcoding proxy is appeared to support web services efficiently. Recently, the cooperative t...
Byoung-Jip Kim, Kyungbaek Kim, Daeyeon Park
HPCA
2000
IEEE
14 years 1 months ago
Modified LRU Policies for Improving Second-Level Cache Behavior
Main memory accesses continue to be a significant bottleneck for applications whose working sets do not fit in second-level caches. With the trend of greater associativity in seco...
Wayne A. Wong, Jean-Loup Baer