Sciweavers

217 search results - page 36 / 44
» The Block-Based Trace Cache
Sort
View
ISCA
2000
IEEE
121views Hardware» more  ISCA 2000»
14 years 2 months ago
Selective, accurate, and timely self-invalidation using last-touch prediction
Communication in cache-coherent distributed shared memory (DSM) often requires invalidating (or writing back) cached copies of a memory block, incurring high overheads. This paper...
An-Chow Lai, Babak Falsafi
HPCA
2005
IEEE
14 years 10 months ago
Distributing the Frontend for Temperature Reduction
Due to increasing power densities, both on-chip average and peak temperatures are fast becoming a serious bottleneck in processor design. This is due to the cost of removing the h...
Antonio González, Grigorios Magklis, Jos&ea...
ICSE
2003
IEEE-ACM
14 years 10 months ago
DADO: Enhancing Middleware to Support Crosscutting Features in Distributed, Heterogeneous Systems
Some "non-' or "extra-functional" features, such as reliability, security, and tracing, defy modularization mechanisms in programming languages. This makes suc...
Eric Wohlstadter, Stoney Jackson, Premkumar T. Dev...
ISPASS
2010
IEEE
14 years 5 months ago
Dynamic program analysis of Microsoft Windows applications
—Software instrumentation is a powerful and flexible technique for analyzing the dynamic behavior of programs. By inserting extra code in an application, it is possible to study...
Alex Skaletsky, Tevi Devor, Nadav Chachmon, Robert...
INFOCOM
2009
IEEE
14 years 4 months ago
Fit a Spread Estimator in Small Memory
—The spread of a source host is the number of distinct destinations that it has sent packets to during a measurement period. A spread estimator is a software/hardware module on a...
MyungKeun Yoon, Tao Li, Shigang Chen, Jih-Kwon Pei...