Sciweavers

7536 search results - page 1452 / 1508
» The CLEAR 2007 Evaluation
Sort
View
ISQED
2007
IEEE
127views Hardware» more  ISQED 2007»
14 years 4 months ago
Sensitivity Based Link Insertion for Variation Tolerant Clock Network Synthesis
Clock distribution is one of the key limiting factors in any high speed, sub-100nm VLSI design. Unwanted clock skews, caused by variation effects like manufacturing variations, po...
Joon-Sung Yang, Anand Rajaram, Ninghy Shi, Jian Ch...
KBSE
2007
IEEE
14 years 4 months ago
Parseweb: a programmer assistant for reusing open source code on the web
Programmers commonly reuse existing frameworks or libraries to reduce software development efforts. One common problem in reusing the existing frameworks or libraries is that the...
Suresh Thummalapenta, Tao Xie
KBSE
2007
IEEE
14 years 4 months ago
Exploring the neighborhood with dora to expedite software maintenance
Completing software maintenance and evolution tasks for today’s large, complex software systems can be difficult, often requiring considerable time to understand the system well...
Emily Hill, Lori L. Pollock, K. Vijay-Shanker
KBSE
2007
IEEE
14 years 4 months ago
Modeling bug report quality
Software developers spend a significant portion of their resources handling user-submitted bug reports. For software that is widely deployed, the number of bug reports typically ...
Pieter Hooimeijer, Westley Weimer
LCN
2007
IEEE
14 years 4 months ago
Node Connectivity in Vehicular Ad Hoc Networks with Structured Mobility
1 Vehicular Ad hoc NETworks (VANETs) is a subclass of Mobile Ad hoc NETworks (MANETs). However, automotive ad hoc networks will behave in fundamentally different ways than the pred...
Ivan Wang Hei Ho, Kin K. Leung, John W. Polak, Rah...
« Prev « First page 1452 / 1508 Last » Next »