Sciweavers

100 search results - page 4 / 20
» The Challenges of Synthesizing Hardware from C-Like Language...
Sort
View
RSP
1999
IEEE
160views Control Systems» more  RSP 1999»
13 years 11 months ago
Mixed Abstraction Level Hardware Synthesis from SDL for Rapid Prototyping
SDL is currently gaining interest as a system level specification language for HW/SW codesign. Automated synthesis of SDL in hardware so far had problems with its efficiency. The ...
Oliver Bringmann, Wolfgang Rosenstiel, Annette Mut...
ICCAD
2006
IEEE
141views Hardware» more  ICCAD 2006»
14 years 3 months ago
A code refinement methodology for performance-improved synthesis from C
Although many recent advances have been made in hardware synthesis techniques from software programming languages such as C, the performance of synthesized hardware commonly suffe...
Greg Stitt, Frank Vahid, Walid A. Najjar
ASPDAC
2004
ACM
110views Hardware» more  ASPDAC 2004»
14 years 3 days ago
Embedded software generation from system level design languages
Abstract— To meet the challenge of increasing design complexity, designers are turning to system level design languages to model systems at a higher level of abstraction. This pa...
Haobo Yu, Rainer Dömer, Daniel Gajski
RE
2006
Springer
13 years 6 months ago
A Case Study in Systematic Improvement of Language for Requirements
The challenges to requirements from linguistic factors are well-known. This work concerns an approach to communicating requirements with greater fidelity among stakeholders throug...
Kimberly S. Wasson
ICCAD
2010
IEEE
140views Hardware» more  ICCAD 2010»
13 years 4 months ago
Reduction of interpolants for logic synthesis
Craig Interpolation is a state-of-the-art technique for logic synthesis and verification, based on Boolean Satisfiability (SAT). Leveraging the efficacy of SAT algorithms, Craig In...
John D. Backes, Marc D. Riedel