Sciweavers

68 search results - page 8 / 14
» The Concurrent Matching Switch Architecture
Sort
View
SBCCI
2003
ACM
213views VLSI» more  SBCCI 2003»
14 years 2 months ago
Algorithms and Tools for Network on Chip Based System Design
Network on Chip (NoC) is a new paradigm for designing core based System on Chips. It supports high degree of reusability and is scalable. In this paper, an efficient Two-Step Gene...
Tang Lei, Shashi Kumar
SC
2009
ACM
14 years 4 months ago
Allocator implementations for network-on-chip routers
The present contribution explores the design space for virtual channel (VC) and switch allocators in network-on-chip (NoC) routers. Based on detailed RTL-level implementations, we...
Daniel U. Becker, William J. Dally
DEXAW
2006
IEEE
140views Database» more  DEXAW 2006»
14 years 3 months ago
String-Matching and Update through Algebraic Signatures in Scalable Distributed Data Structures
: Scalable Distributed Data Structures (SDDSs) store large scalable files over a distributed RAM of nodes in a grid or a P2P network. The files scale transparently for the applicat...
Riad Mokadem, Witold Litwin
ICCV
2011
IEEE
12 years 9 months ago
A robust pipeline for rapid feature-based pre-alignment of dense range scans
Aiming at reaching an interactive and simplified usage of high-resolution 3D acquisition systems, this paper presents a fast and automated technique for pre-alignment of dense ra...
Francesco Bonarrigo, Alberto Signoroni, Riccardo L...
ISCA
1993
IEEE
137views Hardware» more  ISCA 1993»
14 years 1 months ago
Transactional Memory: Architectural Support for Lock-Free Data Structures
A shared data structure is lock-free if its operations do not require mutual exclusion. If one process is interrupted in the middle of an operation, other processes will not be pr...
Maurice Herlihy, J. Eliot B. Moss