Sciweavers

7526 search results - page 1401 / 1506
» The Design and Implementation of the A2QM3 System
Sort
View
DATE
2005
IEEE
116views Hardware» more  DATE 2005»
14 years 2 months ago
A Complete Network-On-Chip Emulation Framework
Current Systems-On-Chip (SoC) execute applications that demand extensive parallel processing. Networks-OnChip (NoC) provide a structured way of realizing interconnections on silic...
Nicolas Genko, David Atienza, Giovanni De Micheli,...
DATE
2005
IEEE
117views Hardware» more  DATE 2005»
14 years 2 months ago
A Quality-of-Service Mechanism for Interconnection Networks in System-on-Chips
As Moore’s Law continues to fuel the ability to build ever increasingly complex system-on-chips (SoCs), achieving performance goals is rising as a critical challenge to completi...
Wolf-Dietrich Weber, Joe Chou, Ian Swarbrick, Drew...
ESCIENCE
2005
IEEE
14 years 2 months ago
On the Costs for Reliable Messaging in Web/Grid Service Environments
As Web Services have matured they have been substantially leveraged within the academic, research and business communities. An exemplar of this is the realignment, last year, of t...
Shrideep Pallickara, Geoffrey Fox, Beytullah Yildi...
HICSS
2005
IEEE
171views Biometrics» more  HICSS 2005»
14 years 2 months ago
An Architecture and Business Model for Making Software Agents Commercially Viable
While several research projects have been proposed to use software agents to deal with information overload, their results are not applicable in the existing Web infrastructure ma...
Qusay H. Mahmoud, Leslie Yu
IEEEPACT
2005
IEEE
14 years 2 months ago
Characterization of TCC on Chip-Multiprocessors
Transactional Coherence and Consistency (TCC) is a novel coherence scheme for shared memory multiprocessors that uses programmer-defined transactions as the fundamental unit of p...
Austen McDonald, JaeWoong Chung, Hassan Chafi, Chi...
« Prev « First page 1401 / 1506 Last » Next »