Sciweavers

867 search results - page 25 / 174
» The Design and Performance of a Conflict-Avoiding Cache
Sort
View
MICRO
2006
IEEE
102views Hardware» more  MICRO 2006»
14 years 2 months ago
Managing Distributed, Shared L2 Caches through OS-Level Page Allocation
This paper presents and studies a distributed L2 cache management approach through OS-level page allocation for future many-core processors. L2 cache management is a crucial multi...
Sangyeun Cho, Lei Jin
ACMMSP
2006
ACM
247views Hardware» more  ACMMSP 2006»
14 years 2 months ago
A flexible data to L2 cache mapping approach for future multicore processors
This paper proposes and studies a distributed L2 cache management approach through page-level data to cache slice mapping in a future processor chip comprising many cores. L2 cach...
Lei Jin, Hyunjin Lee, Sangyeun Cho
ISVLSI
2008
IEEE
158views VLSI» more  ISVLSI 2008»
14 years 2 months ago
Improving Energy Efficiency of Configurable Caches via Temperature-Aware Configuration Selection
Active power used to be the primary contributor to total power dissipation of CMOS designs, but with the technology scaling, the share of leakage in total power consumption of dig...
Hamid Noori, Maziar Goudarzi, Koji Inoue, Kazuaki ...
MONET
2002
95views more  MONET 2002»
13 years 8 months ago
On Improving the Performance of Cache Invalidation in Mobile Environments
Many cache management schemes designed for mobile environments are based on invalidation reports (IRs). However, IR-based approach suffers from long query latency and it cannot eff...
Guohong Cao
VTS
1999
IEEE
83views Hardware» more  VTS 1999»
14 years 23 days ago
PADded Cache: A New Fault-Tolerance Technique for Cache Memories
This paper presents a new fault-tolerance technique for cache memories. Current fault-tolerance techniques for caches are limited either by the number of faults that can be tolera...
Philip P. Shirvani, Edward J. McCluskey