ISVLSI 2008 - PDF Preprint Papers

ISVLSI 2008 IEEE Computer Society Annual Symposium on VLSI

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISVLSI-2008 Paper

click to vote

ISVLSI
2008
IEEE

191views VLSI» more ISVLSI 2008»

NoC Power Estimation at the RTL Abstraction Level

14 years 6 months ago

Download www.inf.pucrs.br

Guilherme Guindani, Cezar Reinbrecht, Thiago Raupp...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	191	NoC Power Estimation at the RTL Abstraction Level	claim
2	188	Defect Tolerance Inspired by Artificial Evolution	claim
3	173	System Level Design Space Exploration for Multiprocessor System on Chip	claim
4	173	Hermes-GLP: A GALS Network on Chip Router with Power Control Techniques	claim
5	161	Impact of Technology Scaling on Digital Subthreshold Circuits	claim
6	158	Improving Energy Efficiency of Configurable Caches via Temperature-Aware Configuration Selection	claim
7	156	Cache Power Reduction in Presence of Within-Die Delay Variation Using Spare Ways	claim
8	156	Characterisation of FPGA Clock Variability	claim
9	152	Improving the Test of NoC-Based SoCs with Help of Compression Schemes	claim
10	149	Uncriticality-Directed Low-Power Instruction Scheduling	claim
11	143	BTB Access Filtering: A Low Energy and High Performance Design	claim
12	142	A Fuzzy Approach for Variation Aware Buffer Insertion and Driver Sizing	claim
13	142	Using Higher Levels of Abstraction for Solving Optimization Problems by Boolean Satisfiability	claim
14	140	A Versatile Linear Insertion Sorter Based on a FIFO Scheme	claim
15	136	A Real Case of Significant Scan Test Cost Reduction	claim
16	136	CMOS Control Enabled Single-Type FET NASIC	claim
17	129	Smart-NICs: Power Proxying for Reduced Power Consumption in Network Edge Devices	claim
18	126	Standard Cell Like Via-Configurable Logic Block for Structured ASICs	claim
19	125	Energy Recovery from High-Frequency Clocks Using DC-DC Converters	claim
20	121	High Speed Ultra Low Voltage CMOS inverter	claim
21	118	MPI-Based Adaptive Task Migration Support on the HS-Scale System	claim
22	117	In Situ Design of Register Operations	claim
23	104	Thermal-Aware Placement of Standard Cells and Gate Arrays: Studies and Observations	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers