Sciweavers

1433 search results - page 108 / 287
» The Design of Large Real-Time Systems: The Time-Triggered Ap...
Sort
View
JPDC
2007
167views more  JPDC 2007»
13 years 9 months ago
On the design of high-performance algorithms for aligning multiple protein sequences on mesh-based multiprocessor architectures
In this paper, we address the problem of multiple sequence alignment (MSA) for handling very large number of proteins sequences on mesh-based multiprocessor architectures. As the ...
Diana H. P. Low, Bharadwaj Veeravalli, David A. Ba...
TVLSI
2002
130views more  TVLSI 2002»
13 years 9 months ago
Incremental compilation for parallel logic verification systems
Although simulation remains an important part of application-specific integrated circuit (ASIC) validation, hardware-assisted parallel verification is becoming a larger part of the...
R. Tessier, S. Jana
OSDI
2002
ACM
14 years 9 months ago
Taming Aggressive Replication in the Pangaea Wide-Area File System
Pangaea is a wide-area file system that supports data sharing among a community of widely distributed users. It is built on a symmetrically decentralized infrastructure that consi...
Yasushi Saito, Christos T. Karamanolis, Magnus Kar...
GW
2005
Springer
119views Biometrics» more  GW 2005»
14 years 2 months ago
A Comparison Between Etymon- and Word-Based Chinese Sign Language Recognition Systems
Hitherto, one major challenge to sign language recognition is how to develop approaches that scale well with increasing vocabulary size. In large vocabulary speech recognition real...
Chunli Wang, Xilin Chen, Wen Gao
DATE
2003
IEEE
102views Hardware» more  DATE 2003»
14 years 2 months ago
Power Constrained High-Level Synthesis of Battery Powered Digital Systems
We present a high-level synthesis algorithm solving the combined scheduling, allocation and binding problem minimizing area under both latency and maximum power per clock-cycle co...
S. F. Nielsen, Jan Madsen