2424 search results - page 111 / 485 » The High Level Architecture for Simulations |
IPPS
2008
IEEE
14 years 3 months ago
2008
IEEE
We present an auto-tuning approach to optimize application performance on emerging multicore architectures. The methodology extends the idea of searchbased performance optimizatio...
DAC
1994
ACM
14 years 29 days ago
1994
ACM
This paper introduces hot potato high level synthesis transformation techniques. These techniques add deflection operations in a computation in such a way that a specific goal is ...
ASYNC
2003
IEEE
14 years 2 months ago
2003
IEEE
We present a high-speed, clockless, serial link transceiver for inter-chip communication in asynchronous VLSI systems. Serial link transceivers achieve high offchip data rates by ...
SAMOS
2009
Springer
14 years 3 months ago
2009
Springer
We believe that future many-core architectures should support a simple and scalable way to execute many threads that are generated by parallel programs. A good candidate to impleme...
TOOLS
1999
IEEE
14 years 1 months ago
1999
IEEE
This paper reports on an effort to use both the system theoretic DEVS (discrete event simulation) formalism and the JavaBeans component model as a basis for a componentbased discr...