Sciweavers

2424 search results - page 122 / 485
» The High Level Architecture for Simulations
Sort
View
DAC
2010
ACM
13 years 7 months ago
SCEMIT: a systemc error and mutation injection tool
As high-level models in C and SystemC are increasingly used for verification and even design (through high-level synthesis) of electronic systems, there is a growing need for com...
Peter Lisherness, Kwang-Ting (Tim) Cheng
ICES
2010
Springer
277views Hardware» more  ICES 2010»
13 years 6 months ago
An Efficient, High-Throughput Adaptive NoC Router for Large Scale Spiking Neural Network Hardware Implementations
Recently, a reconfigurable and biologically inspired paradigm based on network-on-chip (NoC) and spiking neural networks (SNNs) has been proposed as a new method of realising an ef...
Snaider Carrillo, Jim Harkin, Liam McDaid, Sandeep...
BNCOD
1998
165views Database» more  BNCOD 1998»
13 years 10 months ago
Component DBMS Architecture for Nomadic Computing
Current database management system technology is unable to provide adequate support for Nomadic Computing. Mobile applications require systems which are sufficiently lightweight an...
Julie A. McCann, J. S. Crane
ICCAD
2002
IEEE
92views Hardware» more  ICCAD 2002»
14 years 5 months ago
Optimization of a fully integrated low power CMOS GPS receiver
This paper describes an optimization technique able to optimize a complete wireless receiver architecture in a reasonable amount of time. The optimizer alternates between spice le...
Peter J. Vancorenland, Philippe Coppejans, Wouter ...
SC
2004
ACM
14 years 2 months ago
Experiences in Design and Implementation of a High Performance Transport Protocol
This paper describes our experiences in the development of the UDP-based Data Transport (UDT) protocol, an application level transport protocol used in distributed data intensive ...
Yunhong Gu, Xinwei Hong, Robert L. Grossman