Sciweavers

2424 search results - page 144 / 485
» The High Level Architecture for Simulations
Sort
View
ICRA
1999
IEEE
89views Robotics» more  ICRA 1999»
14 years 1 months ago
An Integrated Interface Tool for the Architecture for Agile Assembly
Developing automated assembly systems normally happens in two distinct stages: rst an o -line" stage in which the system is designed and programmed in simulated and then an o...
Jay Gowdy, Zack J. Butler
FDL
2005
IEEE
14 years 2 months ago
Hardware Synthesis of Parallel Machines from SystemC
Heterogeneous system specifications implicitly assume parallel execution of their components that rely on supporting platform architectures and operating systems. Unfortunately, c...
Antoni Portero, Lluis Ribas, Jordi Carrabina
FDL
2007
IEEE
14 years 3 months ago
Mapping Actor-Oriented Models to TLM Architectures
Actor-oriented modeling approaches are convenient for implementing functional models of embedded systems. Architectural models for heterogeneous system-on-chip architectures, howe...
Jens Gladigau, Christian Haubelt, Bernhard Niemann...
VLSID
2004
IEEE
107views VLSI» more  VLSID 2004»
14 years 9 months ago
Performance Analysis of Inter Cluster Communication Methods in VLIW Architecture
With increasing demands for high performance by embedded systems, especially by digital signal processing applications, embedded processors must increase available instruction lev...
Sourabh Saluja, Anshul Kumar
SBACPAD
2007
IEEE
110views Hardware» more  SBACPAD 2007»
14 years 3 months ago
Architectural Breakdown of End-to-End Latency in a TCP/IP Network
Adoption of the 10GbE Ethernet standard has been impeded by two important performance-oriented considerations: 1) processing requirements of common protocol stacks and 2) end-to-e...
Steen Larsen, Parthasarathy Sarangam, Ram Huggahal...