Sciweavers

    2424 search results - page 19 / 485
    » The High Level Architecture for Simulations
    Sort
    View
    JPDC
    2002
    63views more  JPDC 2002»
    Compiler-Optimized Simulation of Large-Scale Applications on High Performance Architectures
    13 years 8 months ago
    Compiler-Optimized Simulation of Large-Scale Applications on High Performance Architectures
    Download  pcl.cs.ucla.edu
    Vikram S. Adve, Rajive Bagrodia, Ewa Deelman, Rizo...
    claim paper
    Read More »
    JPDC
    2002
    38views more  JPDC 2002»
    Simulating Spatially Explicit Problems on High Performance Architectures
    13 years 8 months ago
    Simulating Spatially Explicit Problems on High Performance Architectures
    Download  www.isi.edu
    Ewa Deelman, Boleslaw K. Szymanski
    claim paper
    Read More »
    FLAIRS
    1998
    130views Artificial Intelligence» more  FLAIRS 1998»
    Learning to Race: Experiments with a Simulated Race Car
    13 years 10 months ago
    Learning to Race: Experiments with a Simulated Race Car
    Download  www.aaai.org
    Our focus is on designing adaptable agents for highly dynamic environments. Wehave implementeda reinforcement learning architecture as the reactive componentof a twolayer control ...
    Larry D. Pyeatt, Adele E. Howe
    claim paper
    Read More »
    CDES
    2009
    170views Hardware» more  CDES 2009»
    Benchmarking GPU Devices with N-Body Simulations
    13 years 9 months ago
    Benchmarking GPU Devices with N-Body Simulations
    Download  tur-www1.massey.ac.nz
    Recent developments in processing devices such as graphical processing units and multi-core systems offer opportunities to make use of parallel techniques at the chip level to obt...
    Daniel P. Playne, Mitchell Johnson, Kenneth A. Haw...
    claim paper
    Read More »
    3DIC
    2009
    IEEE
    169views Hardware» more  3DIC 2009»
    3-D memory organization and performance analysis for multi-processor network-on-chip architecture
    14 years 1 months ago
    3-D memory organization and performance analysis for multi-processor network-on-chip architecture
    Download  web.it.kth.se
    Several forms of processor memory organizations have been in use to optimally access off-chip memory systems mainly the Hard disk drives (HDD). Recent trends show that the solid s...
    Awet Yemane Weldezion, Zhonghai Lu, Roshan Weerase...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.