2424 search results - page 202 / 485 » The High Level Architecture for Simulations |
168
click to vote
ISCA
2008
IEEE
16 years 16 days ago
2008
IEEE
Recently, Network-on-Chip (NoC) architectures have gained popularity to address the interconnect delay problem for designing CMP / multi-core / SoC systems in deep sub-micron tech...
185
click to vote
ICNP
2006
IEEE
16 years 5 days ago
2006
IEEE
Abstract— Despite years of research and development, pioneering deployments of multihop wireless networks have not proven successful. The performance of routing and transport is ...
176
Voted
FCCM
1997
IEEE
15 years 10 months ago
1997
IEEE
We propose an FPGA chip architecture based on a conventional FPGA logic array core, in which I/O pins are clocked at a much higher rate than that of the logic array that they serv...
176
Voted
ASPDAC
2005
ACM
15 years 8 months ago
2005
ACM
— Architecture Description Languages (ADLs) are widely used to perform design space exploration for Application Specific Instruction Set Processors (ASIPs). While the design spa...
142
click to vote
MICCAI
2002
Springer
16 years 7 months ago
2002
Springer
Abstract. Angiogenesis, the growth of vascular structures, is an extremely complex biological process which has long puzzled scientists. Better physiological understanding of this ...