2424 search results - page 219 / 485 » The High Level Architecture for Simulations |
165
click to vote
ICCAD
2003
IEEE
16 years 3 months ago
2003
IEEE
— Memory-intensive applications present unique challenges to an ASIC designer in terms of the choice of memory organization, memory size requirements, bandwidth and access latenc...
130
click to vote
CGO
2006
IEEE
16 years 7 days ago
2006
IEEE
Explicit Data Graph Execution (EDGE) architectures offer the possibility of high instruction-level parallelism with energy efficiency. In EDGE architectures, the compiler breaks ...
143
click to vote
OSN
2008
15 years 6 months ago
2008
In this paper, we present a new hybrid optical burst switch architecture (HOBS) that takes advantage of the pre-transmission idle time during lightpath establishment. In dynamic c...
155
click to vote
TCOM
2008
15 years 6 months ago
2008
Abstract-- Traditionally, conflict resolution in an inputbuffered switch is solved by finding a matching between inputs and outputs per time slot. To do this, a switch not only nee...
162
click to vote
COMSWARE
2006
IEEE
16 years 7 days ago
2006
IEEE
—Most of the contemporary research in wireless networks is primarily based on simulations or in-house small scale experimental setups that are highly customized for the experimen...