Sciweavers

2424 search results - page 386 / 485
» The High Level Architecture for Simulations
Sort
View
CASES
2008
ACM
15 years 8 months ago
StageNetSlice: a reconfigurable microarchitecture building block for resilient CMP systems
Although CMOS feature size scaling has been the source of dramatic performance gains, it has lead to mounting reliability concerns due to increasing power densities and on-chip te...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Jason ...
SIGMETRICS
2011
ACM
178views Hardware» more  SIGMETRICS 2011»
14 years 8 months ago
Soft error benchmarking of L2 caches with PARMA
The amount of charge stored in an SRAM cell shrinks rapidly with each technology generation thus increasingly exposing caches to soft errors. Benchmarking the FIT rate of caches d...
Jinho Suh, Mehrtash Manoochehri, Murali Annavaram,...
INFOCOM
2009
IEEE
16 years 20 days ago
iPASS: Incentivized Peer-Assisted System for Asynchronous Streaming
Abstract— As an efficient distribution mechanism, peer-topeer technology has become a tremendously attractive solution to offload servers in large scale video streaming applica...
Chao Liang, Zhenghua Fu, Yong Liu, Chai Wah Wu
189
Voted
TPDS
2010
109views more  TPDS 2010»
15 years 22 days ago
Incentivized Peer-Assisted Streaming for On-Demand Services
As an efficient distribution mechanism, Peer-to-Peer (P2P) technology has become a tremendously attractive solution to offload servers in large-scale video streaming applications. ...
Chao Liang, Zhenghua Fu, Yong Liu, Chai Wah Wu
PDP
2010
IEEE
15 years 10 months ago
Energy-Efficient Hardware Prefetching for CMPs Using Heterogeneous Interconnects
In the last years high performance processor designs have evolved toward Chip-Multiprocessor (CMP) architectures that implement multiple processing cores on a single die. As the nu...
Antonio Flores, Juan L. Aragón, Manuel E. A...